## A HIGH SPEED AND LESS AREA MULTIPLIER FOR HIGH SPEED PROCESSOR BY SDT TECHNIQUE

## M. SABARINATHAN<sup>1</sup>, G. OMPRAKASH<sup>2</sup>, S. RAMACHANDRAN<sup>3</sup> & V. BALAMURUGAN<sup>4</sup>

<sup>1,2,3</sup>Student, M.Tech VLSI Design, Sathyabama University, Tamil Nadu, India <sup>4</sup>Assistant Professor, ECE Department, Sathyabama University, Tamil Nadu, India

## ABSTRACT

A high speed processor depends greatly on the multiplier as it is one of the key hardware blocks in most digital signal processing systems as well as in general processors. This paper presents a high speed 8x8 bit Vedic multiplier architecture which is quite different from the Conventional method of multiplication. The most significant aspect of the proposed method is that, the developed multiplier architecture is based on Vertical and Crosswise structure of Ancient Indian Vedic Mathematics. It generates all partial products and their sum in one step. This also gives chances for modular design where smaller block can be used to design the bigger one. So the design complexity gets reduced for inputs of larger no of bits and modularity gets increased. The modified Vedic multiplier is coded in Balsa Hardware Description Language which uses a syntax directed translation technique, synthesized and simulated using same EDA (Electronic Design Automation) tool.

**KEYWORDS:** Balsa, Carry Save Adder (CSA), Multiplication, Syntax Directed Translation (SDT), Urdhva Tiryagbhyam Sutra, Vedic Mathematics, and Vedic Multiplier (VM)